



**MIPS32 4K™ LV (4Kc, TSMC 4KcH01X01)  
Specification Update**

**Document Number: MD00072**

**Revision 01.00**

**July 26, 2001**

**MIPS Technologies, Inc.  
1225 Charleston Road  
Mountain View, CA 94043-1353**

**Copyright © 2001 MIPS Technologies Inc. All right reserved.**

Copyright © 2001 MIPS Technologies, Inc. All rights reserved.

Unpublished rights reserved under the Copyright Laws of the United States of America.

This document contains information that is proprietary to MIPS Technologies, Inc. (“MIPS Technologies”). Any copying, reproducing, modifying, or use of this information (in whole or in part) which is not expressly permitted in writing by MIPS Technologies or a contractually-authorized third party is strictly prohibited. At a minimum, this information is protected under unfair competition and copyright laws. Violations thereof may result in criminal penalties and fines.

MIPS Technologies or any contractually-authorized third party reserves the right to change the information contained in this document to improve function, design or otherwise. MIPS Technologies does not assume any liability arising out of the application or use of this information, or of any error of omission in such information. Any warranties, whether express, statutory, implied or otherwise, including but not limited to the implied warranties of merchantability or fitness for a particular purpose, are excluded. Any license under patent rights or any other intellectual property rights owned by MIPS Technologies or third parties shall be conveyed by MIPS Technologies or any contractually-authorized third party in a separate license agreement between the parties.

The information contained in this document shall not be exported or transferred for the purpose of reexporting in violation of any U.S. or non-U.S. regulation, treaty, Executive Order, law, statute, amendment or supplement thereto.

The information contained in this document constitutes one or more of the following: commercial computer software, commercial computer software documentation or other commercial items. If the user of this information, or any related documentation of any kind, including related technical data or manuals, is an agency, department, or other entity of the United States government (“Government”), the use, duplication, reproduction, release, modification, disclosure, or transfer of this information, or any related documentation of any kind, is restricted in accordance with Federal Acquisition Regulation 12.212 for civilian agencies and Defense Federal Acquisition Regulation Supplement 227.7202 for military agencies. The use of this information by the Government is further restricted in accordance with the terms of the license agreement(s) and/or applicable contract terms and conditions covering this information from MIPS Technologies or any contractually-authorized third party.

MIPS<sup>®</sup>, R3000<sup>®</sup>, R4000<sup>®</sup>, R5000<sup>®</sup> and R10000<sup>®</sup> are among the registered trademarks of MIPS Technologies, Inc. in the United States and certain other countries, and MIPS16<sup>™</sup>, MIPS16e<sup>™</sup>, MIPS32<sup>™</sup>, MIPS64<sup>™</sup>, MIPS-3D<sup>™</sup>, MIPS-based<sup>™</sup>, MIPS I<sup>™</sup>, MIPS II<sup>™</sup>, MIPS III<sup>™</sup>, MIPS IV<sup>™</sup>, MIPS V<sup>™</sup>, MDMX<sup>™</sup>, SmartMIPS<sup>™</sup>, 4K<sup>™</sup>, 4Kc<sup>™</sup>, 4Km<sup>™</sup>, 4Kp<sup>™</sup>, 4KE<sup>™</sup>, 4KEc<sup>™</sup>, 4KEm<sup>™</sup>, 4KEp<sup>™</sup>, 4KS<sup>™</sup>, 4KSc<sup>™</sup>, 5K<sup>™</sup>, 5Kc<sup>™</sup>, 5Kf<sup>™</sup>, 20K<sup>™</sup>, 20Kc<sup>™</sup>, R20K<sup>™</sup>, R4300<sup>™</sup>, ATLAS<sup>™</sup>, CoreLV<sup>™</sup>, EC<sup>™</sup>, JALGO<sup>™</sup>, MALTA<sup>™</sup>, MGB<sup>™</sup>, SEAD<sup>™</sup>, SEAD-2<sup>™</sup>, SOC-it<sup>™</sup> and YAMON<sup>™</sup> are among the trademarks of MIPS Technologies, Inc.

All other trademarks referred to herein are the property of their respective owners.

---

# Table of Contents

1	Introduction .....	4
1.1	Emphasis of Range Violations and Document Modifications .....	4
2	Specification Updates to TSMC 0.18um LV .....	5
2.1	Basic Information .....	5
2.2	Supply Voltages .....	6
2.3	Test-related Pin-out .....	6
2.4	DC Specifications .....	7
2.5	AC Specifications .....	8
2.6	Clock Signals .....	8
2.6.1	Other functional pins .....	9
2.7	PLL Connections and Loop Filter .....	13
3	Software-configurable Features of the 4K core in the Lead Vehicle .....	14
3.1	Config Register Format — Select 0 .....	14
3.2	Config1 Register Format — Select 1 .....	16
3.3	MT configuration in Config Select 0 .....	18
3.4	Cache configuration in Config Select 1 .....	18
A	References .....	19
B	Document Revision History .....	20

---

## 1 Introduction

This document communicates updates to the specifications of the family of MIPS32 4K™ and MIPS64 5K™ Processor Lead Vehicles contained in the document *MIPS 4K/5K™ Lead Vehicle Datasheet*, Ref [1].

There are variations in the characteristics of the Lead Vehicles. These are due to the variations in the type, revision, and configuration of the Lead Vehicle, and they are dependent on the vendor, the process technology, and the production series. Through the on-going validation and characterization of the Lead Vehicles, MIPS identifies updates and additions to the information in the documentation for the Lead Vehicles. The Specification Updates in this document are specific to the MIPS32 4Kc Processor Lead Vehicle with manufacturing ID 4KcH01X01.

The Specification Updates can be classified as deviations from the generic specifications, additional information, or defects.

The document is primarily intended for hardware system developers building boards equipped with MIPS32 4K or MIPS64 5K Processor Lead Vehicles.

The document presents additional information and detailed descriptions of defects and deviations from the specifications in the Datasheet. There are sections for updates to the chip pin description, AC & DC specifications, power supply, operating frequency, and other specification updates.

When the Update is a defect, the sections include descriptions of the problem, the implications on the system, a suggested workaround, and a status. The status of a defect will be described by one of the codes shown in t1:

**Table 1 Status codes used in summary tables**

<b>Code</b>	<b>Description</b>
Open	This issue is under investigation.
Fix	This issue is intended to be fixed in a future version of the component.
Fixed	This issue has been fixed in a previous version.
NoFix	There are no plans to fix this issue.
Doc	The appropriate documents will be updated in the future.

### 1.1 Emphasis of Range Violations and Document Modifications

Throughout the document a shaded field in a table is used to emphasize that this value is deviating from, or violating, the range specified in the Datasheet.

## 2 Specification Updates to TSMC 0.18um LV

In this section, additional specific information on this particular Lead Vehicle is provided. The information is structured as a set of sub-sections containing specifications that must be present for each Lead Vehicle. These sub-sections are a supplements to the Datasheet and consist of:

- Basic Information
- Supply Voltages
- Test-related Pin-out
- DC Specifications
- AC Specifications
- PLL Connections and Loop Filter

The following Specification Updates are unique for this Lead Vehicle and are not covered elsewhere. The Updates have a tracking number prefixed with the letter U (for Update). [Table 2](#) lists the Updates and their status.

**Table 2 Summary of Specification Updates**

Update Number	Description	Status
U1	Package pins PM_DTLBHIT and PM_DTLBMISS are reversed. Performance monitor pins PM_DTLBHIT and PM_DTLBMISS are reversed relative to the pin locations specified in the <i>MIPS 4K/5K™ Lead Vehicle Datasheet</i> , Ref [1]. PM_DTLBHIT is on pin B1 and PM_DTLBMISS is on C2.	NoFix
U2	PLL is not functional. The Phase-locked loop (PLL) on this Lead Vehicle does not work properly. This Lead Vehicle must always be operated with the GBYPASS pin tied high.	NoFix

### 2.1 Basic Information

The basic information for the Lead Vehicle is summarized in [Table 3](#).

Throughout this document, the newest pin naming style convention has been followed. That is the style where all low-active pins end in “\_n” and where the old style suffix “p” has been dropped from all high-active pins.

**Table 3 Lead Vehicle Information**

<b>Vendor</b>	Taiwan Semiconductor Manufacturing Company
<b>Type</b>	MIPS32 4Kc™ core
<b>Part ID</b>	4KcH01X01
<b>Data Cache</b>	16KB, organized as 4-way by 4 KByte/way
<b>Instruction Cache</b>	16KB, organized as 4-way by 4 KByte/way
<b>MMU</b>	TLB with 16 dual entries

**Table 3 Lead Vehicle Information**

<b>EJTAG Support</b>	4 instruction & 2 data breakpoints, TAP module
<b>RTL Version</b>	3.1
<b>Hard Core Version</b>	3.1.2
<b>Static Input Signals to Core:</b>	
<b>EJ_ManufID[10:0]</b>	0x127
<b>EJ_PartNumber[15:0]</b>	0x0110
<b>EJ_Version[3:0]</b>	0x0
<b>CP0 PRID Value</b>	0x018005

## 2.2 Supply Voltages

The Lead Vehicle's three power supply voltages, the I/O power supply, the core power supply, and the PLL power supply, are listed in [Table 4](#).

**Table 4 Supply Voltages**

<b>VDD</b> (I/O buffers)	<b>CVDD</b> (Core)	<b>VDDA</b> (PLL supply)
3.3V +/-10%	1.8V +/-10%	1.8V +/-10%

When powering on the power supplies, it is recommended to first power up the I/O VDD supply, followed by the CVDD and VDDA supplies. The recommended power-down order of the supplies is the reverse of the power-up order; first power down the CVDD and VDDA supplies, then power down the I/O VDD supply.

## 2.3 Test-related Pin-out

[Table 5](#) shows the deviations and additions to the functional pin descriptions of the implementor test pins. The test pins are only for internal undocumented use. During normal operation, the test input pins should be left de-asserted, as shown in the "Disable Value" column of the table.

**Table 5 Test Pin Descriptions**

<b>Test mode pins (implementor use only)</b>				
<b>Pin name</b>	<b>Type</b>	<b>Control Pin</b>	<b>Disable Value for Normal Mode</b>	<b>Description</b>
TIN[0]	I		0	Enable signal for BIST controllers (high active).
TIN[3]	I		0	Input to NAND tree.
TIN_N[0]	I		1	Reset signal for BIST controllers (low active).
MINP[0]	I		0	Clock for MIPS test structure.

**Table 5 Test Pin Descriptions**

MINP[1]	I		0	Data input to MIPS test structure.
MINP[2]	I		0	Enable for MIPS test structure.
MINP[3]	I		0	Output enable (high active) for PLL output test pins, ERES[4:3].
MINP_N[0]	I		1	Reset for MIPS test structure.
TOUT[0]	O		N/A	NAND tree output.
TOUT[1]	O		N/A	BIST done indication (high active)
TOUT[2]	O		N/A	BIST failure indication for data cache tag array (high indicates failure).
TOUT[3]	O		N/A	BIST failure indication for data cache data array (high indicates failure).
ERES[0]	O		N/A	BIST failure indication for instruction cache tag array (high indicates failure).
ERES[1]	O		N/A	BIST failure indication for instruction cache data array (high indicates failure).
ERES[2]	O		N/A	Primary output for MIPS test structure.
ERES[3]	O(3S)	MINP[3]	N/A	PLL lock indication. Tristated by !MINP[3]
ERES[4]	O(3S)	MINP[3]	N/A	PLL output clock, always 4x GCLK. Tristated by !MINP[3].

## 2.4 DC Specifications

There are several types of input-only, output-only, and input/output buffers used in this Lead Vehicle. DC operating conditions are described in [Table 6](#). Input and output voltage levels are shown in [Table 7](#).

**Table 6 Recommended Operating Conditions**

Parameter	Description	Min	Nom	Max
VDD	I/O buffer supply voltage	3.0 V	3.3 V	3.6 V
CVDD	Core supply voltage	1.62 V	1.8 V	1.98 V
VDDA	Analog supply voltage	1.62 V	1.8 V	1.98 V
V <sub>I</sub>	Input voltage	-0.3 V		5.5 V
V <sub>O</sub>	Output voltage	0 V		VDD
V <sub>IH</sub>	High-level input voltage	2.0 V		5.5 V
V <sub>IL</sub>	Low-level input voltage	-0.3 V		0.8 V

**Table 7 Electrical Characteristics**

Parameter	Condition	Min	Max
V <sub>OH</sub>	I <sub>O</sub> = - 16 ma, VDD = Min	2.4 V	
V <sub>OL</sub>	I <sub>O</sub> = 16ma, VDD = Min		0.4 V
I <sub>IH</sub>	V <sub>I</sub> = 3.3 V, VDD = Max		+/- 1 μA

**Table 7 Electrical Characteristics**

Parameter	Condition	Min	Max
$I_{IL}$	$V_I = 0\text{ V}$ , $V_{DD} = \text{Max}$		+/- 1 $\mu\text{A}$
$I_{OZ}$	$V_{DD} = \text{Max}$		+/- 1 $\mu\text{A}$

The input receivers all use the same CMOS input-only, non-inverting pads, IN1. The output pads are all 3.3v CMOS outputs. Several types of outputs pads are used, as described in [Table 8](#). For the output drivers the rated AC drive currents,  $I_{OL}$  and  $I_{OH}$ , are included in the table as well.

**Table 8 Driver characteristics**

Driver	Description	I/O	$I_{OL}$ @ 0.4V	$I_{OH}$ @ 2.4V
IN1	CMOS input-only pad	I	N/A	N/A
OUT16	CMOS output-only pad	O	17.6 mA	28.7 mA
OUTLS16	CMOS output-only pad with limited slew	O	17.6 mA	28.7 mA
OUTTS16	CMOS tristate output-only pad	O	17.6 mA	28.7 mA
INOUT16	CMOS input/output pad	I/O	17.6 mA	28.7 mA

## 2.5 AC Specifications

This section shows any deviations of the AC specifications from the corresponding descriptions in the Datasheet. All violations of the previous described value ranges are highlighted with a shaded background in the table. First, an overview of the clock AC specifications is provided. Then, tables for the AC requirements of the pins are presented.

## 2.6 Clock Signals

[Table 9](#) shows the frequency and duty cycle ranges for all the input clock pins in the Lead Vehicle. The duty cycle is specified as the percentage of the cycle where the clock phase is high.

Since the PLL is not functional in this Lead Vehicle (update U2 in [Table 2 on page 5](#)), operation in SYSAD64 mode is only possible when the device is used in PLL bypass mode (CSYSAD and GBYPASS static inputs both high). In this mode, the core clock frequency is supplied directly to GCLK, and the bus clock is derived from the GCLKB output pin, which will be half the GCLK frequency.

**Table 9 Clocking Frequency and Duty Cycle Range**

Pin, Mode	Min	Max
GCLK frequency range, core bond-out (PLL disabled)	0 MHz	75 MHz
GCLK duty cycle, core bond-out (PLL disabled)	40%	60%
GCLK frequency range, sysad mode (PLL bypassed)	0 MHz	166 MHz
GCLK duty cycle, sysad mode (PLL bypassed)	40%	60%



**Table 9 Clocking Frequency and Duty Cycle Range**

Pin, Mode	Min	Max
ETCK frequency range	0 MHz	40 MHz
ETCK duty cycle	min. 10 ns high, and min. 10 ns low	

### 2.6.1 Other functional pins

The following tables list the AC/DC pin specifications. Values that violates the ranges specified in the Datasheet are highlighted using a shaded background.

Table 10 shows the AC/DC pin specifications common to both SysAD64 mode and core bond-out mode. Table 11 on page 10 shows the AC/DC specs for pins in SysAD64 mode (CSYSAD high); note that the timings are referenced to GCLKB in this table since the PLL must be bypassed. Table 12 on page 11 shows the AC/DC pin specs in core bond-out mode (CSYSAD low).

**Table 10 AC/DC pin specs for shared function pins**

Pin name	Type	Buffer Type	Extern load [pF]	Reference Clock	Clk2out min [ns]	Clk2out max [ns]	Input setup [ns]	Input hold [ns]
GCLK	I	IN1						
GCLKB	O	OUT16	25	GCLK				
GRST2_N	I	IN1		DC				
GBYPASS	I	IN1		DC				
GMULT[1:0]	I	IN1		DC				
CBIGEN	I	IN1		DC				
CTIMERS5	I	IN1		DC				
CSYSAD	I	IN1		DC				
CPIPEWR	I	IN1		DC				
C4WBLK	I	IN1		DC				
ETCK	I	IN1						
ETMS	I	IN1		DC				
ETDI	I	IN1		ETCK			2.5	1
ETDO	O (3S)	OUTTS16	25	ETCK <sup>a</sup>	2	8.8		
ETRST_N	I	IN1		DC				
EDINT	I	IN1		ASYNC				
ERES[11:5,2:0]	O	OUTLS16	50					
ERES[4:3]	O (3S)	OUTTS16	50					

**Table 10 AC/DC pin specs for shared function pins**

Pin name	Type	Buffer Type	Extern load [pF]	Reference Clock	Clk2out min [ns]	Clk2out max [ns]	Input setup [ns]	Input hold [ns]
TSE	I	IN1		DC				
TSM	I	IN1		DC				
TSI	I	IN1		DC				
TSO	O	OUT16	25					
TIN[3:0]	I	IN1		DC				
TIN_N[3:0]	I	IN1		DC				
TOUT[3:0]	O	OUT16	25					
MBUS[1:0]	I	IN1		DC				
MINP[3:0]	I	IN1		DC				
MINP_N[3:0]	I	IN1		DC				

a. The ETDO output timing is specified relative to the negative edge of ETCK.

**Table 11 AC/DC pin specs for SysAD64 mode**

Pin name	Type	Buffer Type	Extern load [pF]	Reference Clock	Clk2out min [ns]	Clk2out max [ns]	Input setup [ns]	Input hold [ns]
GRST_N	I	IN1		ASYNC				
SSYSAD[63:0]	I/O	INOUT16	25	GCLKB	2	9.6	2	0
SSYSCMD[8:0]	I/O	INOUT16	25	GCLKB	2	8.2	2	0
SSYSADC[7:0]	I/O	INOUT16	25	GCLKB	2	8.2	2	0
SSYSCMDP	I/O	INOUT16	25	GCLKB	2	9.1	2	0
SRDRDY_N	I	IN1		GCLKB			2	0
SWRRDY_N	I	IN1		GCLKB			2	0
SVALIDIN_N	I	IN1		GCLKB			2	0
SVALIDOUT_N	O	OUTLS16	25	GCLKB	2	10.2		
SEXTRQST_N	I	IN1		GCLKB			2	0
SRELEASE_N	O	OUTLS16	25	GCLKB	2	10.0		

Table 11 AC/DC pin specs for SysAD64 mode

Pin name	Type	Buffer Type	Extern load [pF]	Reference Clock	Clk2out min [ns]	Clk2out max [ns]	Input setup [ns]	Input hold [ns]
IINT_N[5:0]	I	IN1		ASYN				
INMI_N	I	IN1		ASYN				

Table 12 AC/DC pin specs for core bond-out mode

Pin name	Type	Buffer Type	Extern load [pF]	Reference Clock	Clk2out min [ns]	Clk2out max [ns]	Input setup [ns]	Input hold [ns]
EB_A[35:2]	O	OUT16	25	GCLK	3	15.4		
EB_WData[63:0]	O	OUT16	25	GCLK	3	15.4		
EB_RData[63:0]	I	IN1		GCLK			4.2	0
EB_BE[7:0]	O	OUT16	25	GCLK	3	14.4		
EB_AValid	O	OUT16	25	GCLK	3	14.2		
EB_Write	O	OUT16	25	GCLK	3	13.8		
EB_Instr	O	OUT16	25	GCLK	3	13.9		
EB_Burst	O	OUT16	25	GCLK	3	14.0		
EB_BFirst	O	OUT16	25	GCLK	3	14.1		
EB_BLast	O	OUT16	25	GCLK	3	13.9		
EB_BLen[1:0]	O	OUT16	25	GCLK	3	13.8		
EB_ARdy	I	IN1		GCLK			4.8	0
EB_RdVal	I	IN1		GCLK			4.6	0
EB_WDRdy	I	IN1		GCLK			4.0	0
EB_RBErr	I	IN1		GCLK			4.6	0
EB_WBErr	I	IN1		GCLK			3.8	0
EB_WWBE	O	OUT16	25	GCLK	3	13.8		
EB_EWBE	I	IN1		GCLK			4.7	0
EB_SBlock	I	IN1		GCLK			4.5	0
SI_Int[5:0]	I	IN1		GCLK			3.8	0
SI_NMI	I	IN1		GCLK			4.5	0

Table 12 AC/DC pin specs for core bond-out mode (Continued)

Pin name	Type	Buffer Type	Extern load [pF]	Reference Clock	Clk2out min [ns]	Clk2out max [ns]	Input setup [ns]	Input hold [ns]
SI_ColdReset	I	IN1		GCLK			4.7	0
SI_Reset	I	IN1		GCLK			1.4	0
SI_MergeMode[1:0]	I	IN1		GCLK			4.3	0
SI_RP	O	OUT16	25	GCLK	3	14.0		
SI_Sleep	O	OUT16	25	GCLK	3	15.0		
SI_TimerInt	O	OUTLS16	25	GCLK	3	15.5		
SI_ERL	O	OUTLS16	25	GCLK	3	15.4		
SI_EXL	O	OUT16	25	GCLK	3	13.9		
EJ_PerRst	O	OUT16	25	GCLK	3	13.6		
EJ_PrRst	O	OUT16	25	GCLK	3	13.5		
EJ_SRstE	O	OUT16	25	GCLK	3	13.7		
EJ_DebugM	O	OUT16	25	GCLK	3	16.6		
PM_DCacheHit	O	OUT16	25	GCLK	3	14.7		
PM_DCacheMiss	O	OUT16	25	GCLK	3	14.6		
PM_ICacheHit	O	OUT16	25	GCLK	3	14.7		
PM_ICacheMiss	O	OUT16	25	GCLK	3	14.6		
PM_InstnComplete	O	OUT16	25	GCLK	3	14.3		
PM_ITLBHit	O	OUT16	25	GCLK	3	14.5		
PM_ITLBMiss	O	OUT16	25	GCLK	3	14.2		
PM_JTLBHit	O	OUT16	25	GCLK	3	14.3		
PM_JTLBMiss	O	OUT16	25	GCLK	3	14.5		
PM_WTBMerge	O	OUT16	25	GCLK	3	14.3		
PM_WTBNoMerge	O	OUT16	25	GCLK	3	14.7		
PM_DTLBHit	O	OUT16	25	GCLK	3	15.1		
PM_DTLBMiss	O	OUT16	25	GCLK	3	15.2		

## 2.7 PLL Connections and Loop Filter

Although the PLL is not functional, it should still be connected to a correct power supply. Table 13 shows the pin-out requirements for the 6 analog connections to the PLL (quiet supplies, optional loop filter etc.). The analog supply pins, VDDA and VSSA, must be connected to a clean analog voltage source. The remaining 4 pins are not functionally used in this Lead Vehicle, but should be connected (or left unconnected) as specified in Table 13.

**Table 13 PLL pin-out**

Pin Name	Ball No.	Buffer Type	Package Connection
VDDA	B12	supply	Clean analog supply.
VSSA	A13	supply	Clean analog supply.
PLL_NC[2]	B13	IN1	Connect to logic 0 (VSSA or VSS).
PLL_NC[1]	D13	IN1	Connect to logic 0 (VSSA or VSS).
PLL_NC[0]	C13	OUT16	Leave unconnected.
LF	C14	OUT16	Leave unconnected.

### 3 Software-configurable Features of the 4K core in the Lead Vehicle

This Lead Vehicle allows the manipulation of some otherwise read-only bits in the CP0 Config register. The features that can be modified are the MMU type field in the Config Select 0 Register, and the cache configuration bits in the Config Select 1 Register. The ability to change these features in software enables evaluation and benchmarking of the fixed memory management unit present in other members of the 4K processor core family, as well as the effect of different caches sizes and organizations beyond the default cache implemented on this Lead Vehicle.

The features described in this section are present specifically to support configuration testing of the core in a Lead Vehicle, and are not supported in any other environment. Attempting to use these features outside of the scope of a Lead Vehicle is a violation of the MIPS Architecture, and may cause unpredictable operation of the processor.

#### 3.1 Config Register Format — Select 0

Table 14 Config Register Format -- Select 0

31	30	28	27	25	24	21	20	19	18	17	16	15	14	13	12	10	9	7	6	3	2	0
M	K23	KU		R	MDU	WC	MM	BM	BE	AT	AR	MT							0			K0

The format of Config (Select 0) Register is shown in Table 14 and the bit fields are described in Table 15. Most of the fields are identical to the description of this register in the *MIPS32 4K™ Processor Core Family Software User's Manual* (Ref [2]), but the whole register is shown here for completeness. The modified fields relevant to the software configuration features are highlighted in bold type in the tables. Here is an overview of the modified fields in this register:

- **WC (bit 19):** This new read/write bit is a write enable for the software-configurable features within the Config Register available on this Lead Vehicle. It can be written to either 1 or 0, but is initialized to 0. When this field is set to 1, the MT field in Config Select 0 and the cache configuration fields in Config Select 1 become writeable.
- **MT (bits 9:7):** The MMU Type field, which is normally read-only, becomes writeable when WC is set. Since the only legal values of MT for the 4K cores are 0x1, indicating that a Translation Lookaside Buffer (TLB) -based memory management unit is present, or 0x3, indicating that a fixed Block Address Translation (BAT) -based MMU is present, only bit 8 within this field is actually writeable. Due to the implementation, the WC field must have been previously set to a 1 by an earlier MTC0 instruction before the MT field can be modified. So trying to set the WC bit (if it was previously cleared) and modify the MT field with the same MTC0 instruction will not modify the MT field.
- **K23 (bits 30:28) and KU (bits 27:25):** These fields control the cacheability of the kseg2/3 and kuseg/useg address segments. They are reserved fields (read as zero, writes are ignored) when the MT field is 0x1, indicating that a TLB is present. These fields become readable and writeable when the MT field is 0x3, indicating that a fixed BAT is present. Due to the implementation, the MT field must have been set to 0x3 by an earlier MTC0 instruction before the K23 and KU fields become writeable.

Table 15 Config Register Field Descriptions

Fields		Description	Read/Write	Reset State
Name	Bit(s)			
M	31	This bit is hardwired to '1' to indicate the presence of the Config register.	R	Preset
K23	30:28	This field controls the cacheability of the kseg2 and kseg3 address segments in BAT implementations. This field is valid in the 4Kp and 4Km processor and is reserved in the 4Kc processor.  Refer to Table 16 for the field encoding.		

**Table 15 Config Register Field Descriptions (Continued)**

Fields		Description	Read/ Write	Reset State
Name	Bit(s)			
KU	27:25	This field controls the cacheability of the kuseg and useg address segments in BAT implementations. This field is valid in the 4Kp and 4Km processor and is reserved in the 4Kc processor.  Refer to <a href="#">Table 16</a> for the field encoding.		
R	24:21	Reserved. Returns a zero value when read.	R	0
MDU	20	This bit indicates the MDU type. 0 = Fast Multiplier Array (4Kc and 4Km) 1 = Iterative multiplier (4Kp)		
WC	19	Write enable bit for MT field in Config Select 0 and cache configuration bits in Config Select 1.	R/W	0
MM	18:17	This field contains the merge mode for the 32-byte collapsing write buffer:  00 = No Merging 01 = SysAD Valid merging 10 = Full merging 11 = Reserved	R	Preset
BM	16	Burst order. This bit is always zero to indicate sequential burst mode.	R	0
BE	15	Indicates the endian mode in which the processor is running:  0: Little endian 1: Big endian	R	Preset or Externally Set
AT	14:13	Architecture type implemented by the processor. This field is always 00 to indicate MIPS32.	R	Preset
AR	12:10	Architecture revision level. This field is always 000 to indicate revision 1.  0: Revision 1 1-7: Reserved	R	Preset
MT	9:7	MMU Type: 1: Standard TLB (4Kc) 3: Fixed Mapping (4Kp, 4Km) 0, 2, 4-7: Reserved	R/W	Preset
0	6:3	Must be written as zero; returns zero on read.	0	0
K0	2:0	Kseg0 coherency algorithm. Refer to <a href="#">Table 16</a> for the field encoding.	R/W	Undefined

**Table 16 Cache Coherency Attributes**

C(2:0) Value	Cache Coherency Attribute
0, 1, 3*, 4, 5, 6	Cacheable, noncoherent, write-through, no write allocate
2*, 7	Uncached
<p>* These two values are required by the MIPS32 architecture. In the 4Kc and 4Kp processor cores, all other values are not used. For example, values 0, 1, 4, 5 and 6 are not used and are mapped to 3. The value 7 is not used and is mapped to 2.</p> <p>Note that these values do have meaning in other MIPS Technologies processor implementations. Refer to the MIPS32 specification for more information.</p>	

### 3.2 Config1 Register Format — Select 1

**Table 17 Config1 Register Format — Select 1**

<b>3</b>	<b>3</b>		<b>2</b>	<b>2</b>	<b>2</b>	<b>2</b>	<b>1</b>	<b>1</b>		<b>16</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>9</b>	<b>7</b>	<b>6</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
0	MMU Size	IS	IL	IA	DS	DL	DA	0	P	W	C	E	F	C	R	A	P	P			

The format of Config (Select 1) Register is shown in [Table 17](#) and the bit fields are described in [Table 18](#). Most of the fields are identical to the description of this register in the *MIPS32 4K™ Processor Core Family Software User's Manual* (Ref [2]) but the whole register is shown here for completeness. The modified fields relevant to the software configuration features are highlighted in bold type in the tables. Here is an overview of the modified fields in this register:

- The instruction cache configuration fields (IS, IL and IA) and the data cache configuration fields (DS, DL and DA) which are otherwise read-only become writeable when the WC bit in the Config Select 0 register is set. Note that only certain values for these fields are legal, while other encodings are reserved.

**Table 18 Config1 Register Field Descriptions — Select 1**

Fields		Description	Read/Write	Reset State
Name	Bit(s)			
0	31	This bit is reserved to and must be read or written as zero.	R	Present
MMU Size	30:25	This field contains the number of entries in the TLB minus one. The field is read as 15 decimal in the 4Kc processor and as 0 decimal in the 4Kp and 4Km processors.	R	Present
IS	24:22	This field contains the number of instruction cache sets per way. Three options are available in both cores. All others values are reserved: 0x0: 64 0x1: 128 0x2: 256 0x3 - 0x7: Reserved	R/W	Present



Table 18 Config1 Register Field Descriptions — Select 1 (Continued)

Fields		Description	Read/ Write	Reset State
Name	Bit(s)			
IL	21:19	This field contains the instruction cache line size. If an instruction cache is present, it must contain a fixed line size of 16 bytes. 0x0: No Icache present 0x3: 16 bytes 0x1, 0x2, 0x4 - 0x7: Reserved	R/W	Present
IA	18:16	This field contains the level of instruction cache associativity. 0x0: Direct mapped 0x1: 2-way 0x2: 3-way 0x3: 4-way 0x4 - 0x7: Reserved	R/W	Present
DS	15:13	This field contains the number of data cache sets per way: 0x0: 64 0x1: 128 0x2: 256 0x3 - 0x7: Reserved	R/W	Present
DL	12:10	This field contains the data cache line size. If a data cache is present, it must contain a line size of 16 bytes. 0x0: No Dcache present 0x3: 16 bytes 0x1, 0x2, 0x4 - 0x7: Reserved	R/W	Present
DA	9:7	This field contains the type of set associativity for the data cache: 0x0: Direct mapped 0x1: 2-way 0x2: 3-way 0x3: 4-way 0x4 - 0x7: Reserved	R/W	Present
0	6:5	Must be written as zero; returns zero on read.	0	0
PC	4	Performance Counter registers implemented. Always a 0 since the cores do not implement any.	R	0
WR	3	Watch registers implemented. This bit is always read as 1 since the cores each contain one pair of Watch registers.	R	1
CA	2	Code compression (MIPS16) implemented. This bit is always read as 0 because MIPS16 is not supported.	R	0

**Table 18 Config1 Register Field Descriptions — Select 1 (Continued)**

Fields		Description	Read/ Write	Reset State
Name	Bit(s)			
EP	1	EJTAG present: This bit is always set to indicate that the core implements EJTAG.	R	1
FP	0	FPU implemented. This bit is always zero since the core does not contain a floating point unit.	R	0

### 3.3 MT configuration in Config Select 0

The MT field in the Config Select 0 Register can be written, so that the default TLB-based memory management unit of 4Kc core within the Lead Vehicle can be configured to mimic the fixed Block Address Translation (BAT) memory management algorithm of the MIPS32 4Km™ and 4Kp™ cores.

Here is the sequence which must be used to accomplish a change in the MT field. This sequence should be executed in unmapped space to avoid unpredictable behavior.

1. MTC0 instruction to set WC field in Config Select 0.
2. An additional MTC0 instruction to write the MT field to its desired value.
3. If changing the MT field to select the fixed BAT-style MMU, then one or more additional MTC0 instructions are required to write the KU and K23 fields to desired values to control the cacheability of those regions. The KU and K23 fields can only be written when the MT value is 0x3.

### 3.4 Cache configuration in Config Select 1

The cache configuration bits in the Config Select 1 Register can be written to modify the default cache size and organization.

Here is the sequence which must be used to accomplish a change in the cache configuration bits. This sequence should be executed in uncacheable space to avoid unpredictable behavior.

1. MTC0 instruction to set WC field in Config Select 0.
2. One or more additional MTC0 instructions to write the instruction and data cache configuration bits in Config Select 1 to their desired values.

Here are some additional considerations to keep in mind:

Obviously, you cannot select a larger cache size or organization than the largest size present on the 4K core in the Lead Vehicle.

The instruction and data caches can be configured independently.

It is possible to disable a cache by setting the line size field (IL or DL) to zero.

Only certain values for the cache configuration fields are legal in the 4K processor core, as detailed in [Table 18](#).

If you downsize or disable a cache with this method, only new line allocations are disabled. Loads or stores to “old” entries will still hit, even if they are in that part of the cache which has been downsized. If you do not desire this behavior, then you should initialize all the tag entries for the maximum cache configuration to be invalid before you select your new cache configuration.

## A References

- [1] MIPS 4K/5K™ Lead Vehicle Datasheet  
MD00001
- [2] MIPS32 4K™ Processor Core Family Software User's Manual  
MD00016

---

**B Document Revision History**

<b>Revision</b>	<b>Date</b>	<b>Description</b>
00.90	October 9, 2000	Initial version.
00.91	Jan 4, 2001	Updated notices and minor format changes. <ul style="list-style-type: none"><li>• Added specification updates U1 and U2 in <a href="#">Table 2</a>.</li></ul>
01.00	July 26, 2001	<ul style="list-style-type: none"><li>• Modified AC timing specs to reflect SysAD64 mode with PLL bypass.</li><li>• Converted to latest document template.</li><li>• Minor formatting changes.</li></ul>